Altera Demonstrates Data Center Acceleration Solutions at FIA Futures & Options Expo
Altera FPGAs Enable Lowest Latency for Network and Algorithm Acceleration
Altera FPGAs Enable Lowest Latency for Network and Algorithm Acceleration
SAN JOSE, Calif., Oct. 30, 2015 /PRNewswire/ -- Altera Corporation (NASDAQ: ALTR) is demonstrating how its field programmable gate arrays (FPGAs) can enable system acceleration in trading and regulatory environments at the FIA Futures & Options Expo taking place November 3-5, 2015, at the Chicago Hilton (Green Hall, Booth #107). This industry event focuses on the technology requirements and critical issues associated with the financial derivatives market. Altera, along with partner REFLEX CES, is showcasing ultra-low latency networking and acceleration of 10 Gigabit Ethernet (10GbE) using an Arria® 10 FPGA, which enables tremendous performance potential.
Demonstrations at the Altera booth include the following:
Altera FPGAs Serve as Coprocessors
Altera FPGAs support pipeline structures of variable depth and provide parallel compute resources numbering in the thousands, allowing even highly complex functions to be implemented with single-clock execution. The programmability of FPGAs ensures they can be tuned to meet the specific needs of an application without the cost or delay of designing a custom coprocessor. FPGAs are reprogrammable and therefore can provide highly customized coprocessing in a single chip for a wide range of applications.
Altera also offers the industry's first implementation of IEEE 754 single-precision hardened floating point operators in the DSP (digital signal processing) blocks in its Arria 10 FPGAs, enabling a processing rate of up to 1.5 TFLOPS (Tera floating point operations per second) offering greater energy efficiency and productivity for financial, big data, search and other applications. With this innovation, Altera FPGAs and SoCs offer a performance and power efficiency advantage over microprocessors and GPUs (graphics processing units) in an expanded range of applications.
REFLEX CES provides ultra-low latency FPGA network accelerator cards delivered with a comprehensive firmware/software design environment and designed to enable easy implementation of ultra-low latency network data processing and high-performance computing inside the FPGA. REFLEX CES also provides OpenCL board support packages (BSPs) optimized for Arria10 FPGAs.
About Altera Computer and Storage Solutions
Altera FPGAs can be used to accelerate the performance of large-scale data systems. Altera FPGAs enable higher speed data processing by providing customized high-bandwidth, low-latency connections to network and storage systems. In addition, Altera FPGAs provide compression, data filtering, and algorithmic acceleration.
With the Altera SDK for OpenCL, system designers can rapidly develop acceleration solutions for computer and storage systems. The Altera SDK for OpenCL enables even software developers to easily design with FPGAs by allowing them to utilize a high-level programming language for developing acceleration functions.
About Altera
Altera® programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGA, SoC, CPLD, and complementary technologies, such as power solutions to provide high-value solutions to customers worldwide. Visit Altera at www.altera.com.
ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/legal.
Editor Contact:
Karin Taylor
Altera Corporation
(408) 544-8207
[email protected]
Photo - http://photos.prnewswire.com/prnh/20151029/282128
Logo - http://photos.prnewswire.com/prnh/20101012/SF78952LOGO
SOURCE Altera Corporation
Share this article